struct
Defined at line 643 of file ../../src/graphics/display/drivers/intel-display/registers-memory-controller.h
If false, DDR5 capacity exceeds 8GB.
This bit must be false for non-DDR5 configurations.
This bit is only defined on Tiger Lake H, and is reserved MBZ (must be
zero) on all other platforms. This results in correct read semantics, as
the feature appears disabled on these platforms.
Public Members
Field field