Skip to main content

Crate fidl_fuchsia_hardware_pci_common

Crate fidl_fuchsia_hardware_pci_common 

Source

Modules§

debug_ordinals
device_ordinals

Macros§

CapabilityIdUnknown
Pattern that matches an unknown CapabilityId member.
ConfigUnknown
Pattern that matches an unknown Config member.
ExtendedCapabilityIdUnknown
Pattern that matches an unknown ExtendedCapabilityId member.
HeaderTypeUnknown
Pattern that matches an unknown HeaderType member.

Structs§

Address
An address of a PCI device.
BaseAddress
Bdf
Bus/device/function address used by the PCI root protocols.
BoardConfiguration
Capability
Command
DebugGetDevicesResponse
DebugGetHostBridgeInfoResponse
DebugReadBarRequest
DebugReadBarResponse
DeviceGetBarRequest
DeviceGetBtiRequest
DeviceGetCapabilitiesRequest
DeviceGetCapabilitiesResponse
DeviceGetDeviceInfoResponse
DeviceGetExtendedCapabilitiesRequest
DeviceGetExtendedCapabilitiesResponse
DeviceGetInterruptModesResponse
DeviceInfo
Device specific information from a device’s configuration header. PCI Local Bus Specification v3, chapter 6.1.
DeviceMapInterruptRequest
DeviceReadConfig8Request
DeviceReadConfig8Response
DeviceReadConfig16Request
DeviceReadConfig16Response
DeviceReadConfig32Request
DeviceReadConfig32Response
DeviceSetBusMasteringRequest
DeviceSetInterruptModeRequest
DeviceWriteConfig8Request
DeviceWriteConfig16Request
DeviceWriteConfig32Request
ExtendedCapability
HostBridgeInfo
InterruptModes
Returned by |GetInterruptModes|. Contains the number of interrupts supported by a given PCI device interrupt mode. 0 is returned for a mode if unsupported.
Padding
PciDevice
Status
UseIntxWorkaroundType

Enums§

CapabilityId
PCI Capability ID. PCI Local Bus Specification v3, appendex H.
Config
PCI Configuration Header registers. PCI Local Bus Specification v3, chapter 6.1.
ExtendedCapabilityId
PCI Extended Capability IDs. PCIe Base Specification rev4, chapter 7.6.
HeaderType
InterruptMode
Used with ||SetInterruptMode| to configure an interrupt mode for the device. Devices configured to use the LEGACY Irq mode must ack their interrupt after servicing by calling |AckInterrupt|.

Constants§

BASE_ADDRESS_COUNT
BASE_CONFIG_SIZE
Per the PCI specification.
EXTENDED_CONFIG_SIZE
LEGACY_INTERRUPT_COUNT
Legacy interrupt pins INTA through INTD.
MAX_BAR_COUNT
MAX_CAPABILITIES
MAX_DEVICES
At the time of writing, a Device is 571 bytes.
MAX_EXT_CAPABILITIES
MAX_NAME_LEN
READBAR_MAX_SIZE
STATUS_DEVSEL_MASK

Type Aliases§

ConfigOffset
An offset from the beginning of a device’s PCI configuration space. [0, 0x100) is valid.
ExtendedConfigOffset
An offset from the beginning of a device’s PCIe configuration space. [0, 0x800) is valid.