fidl_fuchsia_component_types/
fidl_fuchsia_component_types.rs

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
// WARNING: This file is machine generated by fidlgen.

#![warn(clippy::all)]
#![allow(unused_parens, unused_mut, unused_imports, nonstandard_style)]

use bitflags::bitflags;
use fidl::client::QueryResponseFut;
use fidl::encoding::{MessageBufFor, ProxyChannelBox, ResourceDialect};
use fidl::endpoints::{ControlHandle as _, Responder as _};
use futures::future::{self, MaybeDone, TryFutureExt};
use zx_status;

pub const MAX_CHILD_NAME_LENGTH: u32 = 100;

pub const MAX_COLLECTION_NAME_LENGTH: u32 = 100;

pub const MAX_FACET_NAME_LENGTH: u32 = 100;

pub const MAX_PATH_LENGTH: u32 = 1024;

pub const MAX_RUNNER_NAME_LENGTH: u32 = 100;

pub const MAX_STORAGE_NAME_LENGTH: u32 = 100;

pub const MAX_URL_LENGTH: u32 = 4096;

mod internal {
    use super::*;
}