Skip to main content

Module natural

Module natural 

Source

Structs§

Address
An address of a PCI device.
BaseAddress
Bdf
Bus/device/function address used by the PCI root protocols.
BoardConfiguration
Capability
Command
DebugGetDevicesResponse
DebugGetHostBridgeInfoResponse
DebugReadBarRequest
DebugReadBarResponse
DeviceGetBarRequest
DeviceGetBtiRequest
DeviceGetCapabilitiesRequest
DeviceGetCapabilitiesResponse
DeviceGetDeviceInfoResponse
DeviceGetExtendedCapabilitiesRequest
DeviceGetExtendedCapabilitiesResponse
DeviceGetInterruptModesResponse
DeviceInfo
Device specific information from a device’s configuration header. PCI Local Bus Specification v3, chapter 6.1.
DeviceMapInterruptRequest
DeviceReadConfig8Request
DeviceReadConfig8Response
DeviceReadConfig16Request
DeviceReadConfig16Response
DeviceReadConfig32Request
DeviceReadConfig32Response
DeviceSetBusMasteringRequest
DeviceSetInterruptModeRequest
DeviceWriteConfig8Request
DeviceWriteConfig16Request
DeviceWriteConfig32Request
ExtendedCapability
HostBridgeInfo
InterruptModes
Returned by |GetInterruptModes|. Contains the number of interrupts supported by a given PCI device interrupt mode. 0 is returned for a mode if unsupported.
PciDevice
Status

Enums§

CapabilityId
PCI Capability ID. PCI Local Bus Specification v3, appendex H.
Config
PCI Configuration Header registers. PCI Local Bus Specification v3, chapter 6.1.
ExtendedCapabilityId
PCI Extended Capability IDs. PCIe Base Specification rev4, chapter 7.6.
HeaderType
InterruptMode
Used with ||SetInterruptMode| to configure an interrupt mode for the device. Devices configured to use the LEGACY Irq mode must ack their interrupt after servicing by calling |AckInterrupt|.

Type Aliases§

ConfigOffset
An offset from the beginning of a device’s PCI configuration space. [0, 0x100) is valid.
DeviceAckInterruptResponse
DeviceResetDeviceResponse
DeviceSetBusMasteringResponse
DeviceSetInterruptModeResponse
DeviceWriteConfig8Response
DeviceWriteConfig16Response
DeviceWriteConfig32Response
ExtendedConfigOffset
An offset from the beginning of a device’s PCIe configuration space. [0, 0x800) is valid.
Padding
UseIntxWorkaroundType